I. INTRODUCTION
L ATERAL AlGaN/GaN SBDs are very promising for power conversions, offering excellent properties for high-voltage, high-power-density and high-frequency operation [1] - [10] . In addition, these devices can be monolithically integrated with GaN high electron mobility transistors (HEMTs) on large-size silicon substrates, which is highly desirable to reduce the cost, size and parasitics for future GaN power converters.
A major obstacle for current lateral AlGaN/GaN SBDs is however their large I R . Efficient and reliable power conversion requires devices with small I R below 1 μA/mm or preferably 0.1 μA/mm at high blocking voltages [11] , yet most of current SBDs exhibit I R over 0.1 μA/mm at a reverse bias as small as 100 V, leading to a small V BR and a large power dissipation in OFF state. While many sophisticated techniques have been proposed to address this issue, their effect is limited by parasitic leakage paths under high biases, such as thermionic field emission and trap-assisted tunneling [12] - [19] .
Recently we have demonstrated tri-anode AlGaN/GaN SBDs with small I R (≤ 0.1 μA/mm at −700 V) [1] . Small I R was also reported by Hu et al. [7] using a gated-edge termination, in which the AlGaN barrier in the FP was partially recessed. The I R in these reports are comparable to state-ofthe-art GaN transistors and much smaller than other results from lateral AlGaN/GaN SBDs in the literature [2] - [5] . Yet the physical origin of such improvement is not well understood. More importantly, a general model for the reduction of I R is still missing, which is crucial to unleash the full potential of lateral SBDs for the next generation of power converters.
In this work we present a general approach to reduce the I R in SBDs by designing the V p of their FPs, which, in addition to explaining the improvement mentioned above, provides a pathway for high-performance lateral GaN power Schottky diodes. A reduction of |V p | results in a decreased V SCH in OFF state and correspondingly a smaller I R . To verify the model, we used a tri-gate structure to reduce the |V p | in AlGaN/GaN SBDs, which resulted in very small I R , below 10 nA/mm at −500 V, along with an enhancement over 800 V in V BR.
II. MODEL AND METHODOLOGY
The I R in SBDs is determined by three components: 1. Leakage by thermionic emission, which comprises the I R of an ideal SBD; 2. Thermionic field emission, tunneling and other similar non-ideal effects (I FE,T ), which dominate the I R in real devices [12] - [19] ; 3. Leakage through buffer layers, which is negligible under low voltages for SBDs on highresistivity buffer layers. Many sophisticated schemes have been proposed to reduce the I FE,T by reducing defects and traps [20] - [23] , yet the I R is still large in most of GaN-onsilicon SBDs. This is likely due to the high electric field under large reverse biases and also the high defect density in GaN on silicon [24] - [26] .
However, I FE,T is not only determined by the density and energy levels of the traps, but also increases with the voltage drop at the Schottky junction (V SCH ) (or the electric field (E SCH )). In this work we propose an approach to reduce the V SCH and E SCH by reducing the |V p | of the FPs, which in addition to reducing the I R also increases the V BR of the SBDs. To illustrate the principle, we simulated the distribution of potential (Φ) and electric field (E) in a typical SBD 0741-3106 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. with a recessed anode and a conventional planar FP in OFF state ( Fig. 1) , using Atlas Silvaco. When the reverse bias in the anode is smaller than |V p |, which in this case is about 10 V (extracted by simulating a transistor with the FP as the gate), the voltage drops only at the Schottky junction (inset of Fig. 1(b) ). As the reverse bias reaches |V p |, the FP depletes the channel beneath and the voltage starts to drop at the cathodeside edge of the FP, resulting in a second peak of electric field. Then V SCH saturates at |V p |, regardless of further increase of the bias, as summarized in the insets of Figs. 1(b) and (c), respectively. These results agree well with [27] and [28] , and suggest that the FP can be used to control the I R in SBDs, as a smaller |V p | reduces the maximum V SCH and E SCH at the Schottky junction and hence diminishes the I R .
To reduce the |V p |, a few ways can be adopted, including a partial recess of the AlGaN barrier layer. However, a precise control to obtain a series of V p with these methods is very challenging, which makes them less suited to explore the |V p | dependence of the I R . Here we used a tri-gate structure to reduce the |V p | [29] , [30] , as it offers great control to tune the V p by changing the width of the nanowires (w) in the tri-gate. We implemented tri-gate FPs in SBDs for both conventional recessed anodes and novel tri-anodes [1] to justify our approach, and compared them with other literature results to show the generality of the model.
The fabrication of all SBDs in this work started with e-beam lithography to define the nanowires and the mesa, which were later etched using inductively coupled plasma with a depth of ∼160 nm, followed by the formation of ohmic contacts in the cathode region. Then 20 nm of Al 2 O 3 was deposited by atomic layer deposition as the FP oxide, which was selectively removed in part of the anode region to form the Schottky contact. Finally Ni/Au was deposited as the anode and then used as the mask to remove the oxide in access regions by wet etching. All SBDs shared similar device dimensions such as a cathode-to-anode separation (L AC ) of 17 μm and a total device width of 60 μm.
III. RESULTS AND DISCUSSION
In the model presented in Section II, the I R should saturate when the V SCH is pinned after the pinch-off of the FP. To verify this, we compared the I R of an SBD and the pinch-off characteristics of its FP (Fig. 2) . The SBD had 1 μm-long tri-gate FPs (Fig. 2(a) ), in which the w and the spacing of the nanowires were 300 nm and 200 nm, respectively. These SBDs had recessed anodes with a recess depth of ∼160 nm. The average pinch-off characteristic of the tri-gate FPs, shown in Fig. 2(b) , was determined from transfer characteristics of tri-gate GaN MOSHEMTs on the same chip at V DS of 5 V. The nanowires in the MOSHEMTs had a w of 300 nm with a length of 700 nm. As shown in Fig. 2(b) , I R increases exponentially with the reverse bias in Region I, which is dominated by I FE,T . As the FP starts to pinch off the channel, the increase of I R slows down (Region II). Finally I R saturates as the FP completely pinches off the channel (Region III), agreeing well with our model. To demonstrate the dependence of the I R with the |V p |, we studied tri-anode SBDs [1] , since their |V p | can be reduced by decreasing the w of the tri-anode (which are basically trigate HEMTs without the oxide). Figure 3(a) shows the I R of tri-anode AlGaN/GaN SBDs with different w, thus different V p , which follow a similar exponential increase before the pinch off of their FPs and then saturate as V reaches V p . As |V p | decreases for narrower nanowires, the saturated I R diminishes due to the reduced V SCH . This reduction of I R is not likely caused by the change of the Schottky barrier height, as we observed little dependence of the V ON on the w (the inset of Fig. 3(b) ). Figure 3(b) shows a linear relationship of the ln(I R ) with |V p |, due to the exponential increase of I R before the pinch off of the FPs (Fig. 3(a) ). Such linear dependence was not affected by the choice of normalization of the I R (either by device width, effective device width or number of nanowires).
The reduction of I R with |V p | can be generally applicable to devices with different approaches to tune the pinch-off voltage, not only to tri-anode SBDs. For instance, a reduced |V p | was achieved by recessing the AlGaN barrier in the FP [7] or by thinner FP oxide [31] , both of which led to a significant reduction of I R . The I R from state-of-the-art AlGaN/ GaN-on-silicon SBDs with different FP designs were compared in Fig. 4 . SBDs with no FPs or conventional FPs (grey) exhibited large I R beyond 0.1 μA/mm at very small biases, while the I R was much smaller in SBDs with reduced |V p | by either AlGaN recess (blue) or tri-gate FPs (orange). This observation from different groups in the literature supports our model correlating small I R with small |V p |, despite the different fabrication process and epi-layers.
One crucial benefit of the reduced I R by decreasing the |V p | is the enhanced soft V BR . Conventional FPs are usually based on oxide/AlGaN/GaN structures ( Fig. 1(a) ), which have large negative V p due to the high carrier concentration in the 2DEG and charges in the oxide. This leads to a large V SCH , causing the I R to increase rapidly to 1 μA/mm (at which the V BR is typically defined), and resulting in a very small V BR . As the |V p | is reduced, the leakage current through the Schottky junction saturates at smaller levels, until it is dominated by the highly resistive buffer layers at larger voltages, rather than only by the leaky Schottky junction. This leads to a significantly improved V BR , which is over 800 V in our case (Fig. 5) .
IV. CONCLUSION
In this work we presented a general approach to reduce the I R in SBDs by reducing the |V p | of their FPs, which led to ultra-low I R below 10 nA/mm at −500 V and enhanced the V BR by over 800 V. These results revealed the importance of a proper FP design for reducing the I R in SBDs, unveiled the significant potential of the tri-gate FPs, and can potentially pave the path for efficient lateral SBDs for future power applications.
